

**TITLE OF INVENTION****DATA PROCESSING SYSTEM****BACKGROUND OF THE INVENTION**Technical Field of the Invention

5 This invention relates generally to data processing systems, especially, for high speed data communication and chip-to-chip data transfer. In particular, the invention is applicable for testing integrated circuits, more particular, to memory test systems which interface with high speed protocol memories such as synchronous dynamic random access memories, in particular, double data rate  
10 (DDR) memories.

Description of the Related Art

Present complementary metal oxide semiconductor (CMOS) synchronous dynamic random access memory (SDRAM) circuits are frequently used in a variety of applications including desk top and portable computer systems.  
15 Advances in system technology require ever increasing clock rates and memory bus widths to achieve high data rates. Both of these methods impose equally demanding limitations on data generating and processing systems, such as memory testers, that must guarantee functionality of the memory circuits under all conditions.

20 Test systems are required in memory production and assembly to identify defective cells and defective memories. Most memories manufactured have some defects. The test systems comprise a large proportion of the total capital equipment cost of memory fabrication plants. Previous memory design-for-test circuits have logically combined multiple data bits extracted from a memory array  
25 in parallel to produce an equivalent compressed bit. The memory tester evaluated this representative compressed bit of the multiple data bits, thereby reducing the apparent size of the memory circuit to be tested. But this test method is still inefficient due to the greater operating speed of state-of-the-art memory circuit than of current memory testers. Current memory testers, therefore, significantly  
30 constrain memory circuit production. An upgrade of memory testers, however, would require a significant expenditure of capital.

This limitation of data processing systems, such as memory testers, is particularly apparent for synchronous dynamic random access memory (SDRAM) circuits or similar circuits operating in burst mode. An SDRAM circuit receives initial row and column address signals in a burst read cycle. An internal address counter increments this initial address to produce parallel sequences of data bits corresponding to each bit position of a data word in synchronization with a system clock signal. Although, the SDRAM circuit may potentially operate faster than the memory tester, both input and output data rates of the sequences of data bits are limited by the speed of the memory tester. Thus, the memory tester severely limits SDRAM production even with highly parallel Design For Testability (DFT) circuits of the prior art.

One aspect of the forgoing problem is that conventional data processing systems such as memory testers cannot generate input data at a speed required for SDRAM operation.

Accordingly, the present invention is directed to the problem of providing a data processing system capable of generating and processing data for high speed memory devices at suitable rates. The invention can be well applicable for high speed data processing in other fields.

## BRIEF SUMMARY OF THE INVENTION

Thus, in most general aspect of the invention, a data processing system comprises:

a data transferring apparatus having a data input and data output; a plurality of data transferring sections operable in parallel for transferring data; and a circuit for synchronising said parallel data transferring sections, so as to provide transferring data as data words having bit width which is a multiple M of the bit width of input data; and

a programmable frequency clock generator for generating a clock signal, wherein said programmed frequency includes a full-frequency and a low-frequency, the low frequency being equal-quotient to of the full frequency divided by and the number of said data transferring sections;

wherein said data transferring sections operate at said low frequency; while said input and output data are provided at said full frequency.

According to the first embodiment of the invention, the data processing system is adapted for data transmission and comprises:

- a data transmitter comprising a plurality of data transmitting sections operable in parallel for transmitting data, wherein the data transmitter further  
5 comprises a circuit for synchronising said parallel data transmitting sections, so as to enable transmitting data as data words having bit width which is a multiple M of the bit width of input data;

- a programmable frequency clock generator for generating a clock signal, wherein said programmed frequency includes a full\_frequency and a low-  
10 frequency, the low frequency being equal to quotient of the full frequency divided by and a the number of said data transmitting sections;

- a multiplexer that receives data from said data transmitting sections at said low frequency and provides multiplexed output data at said full frequency.

According to another embodiment, the data processing system is adapted  
15 for receiving data and comprises:

a data receiver comprising a data input and data output,

a data transferring device comprising a plurality of data receiving sections operable in parallel for receiving data, and a circuit for synchronising said parallel data receiving sections, to enable transferring data as data words having bit width  
20 which is a multiple M of the bit width of input data;

a programmable frequency clock generator for generating a clock signal, wherein said programmed frequency includes a full\_frequency and a low-frequency, the low frequency being equal to quotient of the full frequency divided by the and a number of said data transmitting sections,

25 wherein said data receiving sections operate at said low frequency; while said output data are transmitted and received at said full frequency.

-Preferably, the data ~~receiving sections~~ includes a plurality of registers for latching data and supplying latched received data to a plurality of logic devices.

In a particularly preferable embodiment, the data processing system is  
30 used for supplying test data for accessing a memory device under test at a speed appropriate for high speed synchronous memories such as SDRAM and retrieving the ~~resulting~~ test data at a rate that also is appropriate for ~~would not limit the~~ operation of the memory. In this case, the data processor will be test data generated by an algorithmic pattern generator.

Thus, in another aspect, a test system is proposed comprising:

- an algorithmic pattern generator having a plurality of test data generating sections operable in parallel for generating test data for accessing a memory device under test (DUT), the test data being represented as data words having bit width which is a multiple M of the bit width required for accessing the DUT, wherein the pattern generator additionally comprises a circuit for synchronising said parallel data generating sections;
- a programmable frequency clock generator for generating a clock signal, wherein said programmed frequency includes a full-frequency and a low-frequency, the low frequency being equal-quotient to ~~of~~ the full frequency divided by ~~a~~ the number of said test data generating sections;
- a multiplexer that receives said test data word from said algorithmic pattern ~~data generating sections~~ at said low frequency and multiplexes said wide test data word to provide ~~a~~ a multiplexed data for accessing device under test (DUT) at said full frequency;
- a plurality of registers for latching data from the DUT and supplying latched fault data to a plurality of fault logic devices;
- wherein said test data generating sections, ~~said~~ registers and said fault logic devices operate at said low frequency; while said registers access said device under test ~~is accessed~~ at said full frequency.

For example, said low frequency may be equal to a half of said full frequency for SDRAM memories, and is equal ~~is~~ to a one forth of the full frequency for DDR memories.

The proposed data processing system may be implemented in a test system which allows both functional and parametric testing of SDRAMs and supports all SDRAM-specific operations for 16M, 64M, 256M and higher chips. Preferably, said programmable system clock operates at 160 MHz and higher. Test data can be generated and faults can be stored for every clock period, while 72 bits of data and 32 bits of address are generated.

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Fig. 1a is a functional diagram of an example test system according to the invention;

Fig.1b is a timing diagram of the example test system according to the invention;

Fig. 2 shows in more detail a functional diagram of a test system according to the invention;

5      Fig.3 is a simplified timing model of the test generator and fault logger according to the invention;

In Fig.4, a functional diagram of waveform generator 22 is shown;

In Fig.5, a functional diagram of the data generator 24 is shown;

In Fig. 6, a functional diagram of the address generator 23 is shown;

10      In Fig.7a a diagram is shown illustrating a test system according to the invention.

Fig.7b shows a timing diagram for a test system according to the invention;

Fig. 8 illustrates a detailed example embodiment of the test system according to the invention;

15      In Fig.9, an input stage circuit for receiving signals from the DUT is shown in more detail.

A functional diagram of a conventional test system is presented in Fig. 1a. The test system comprises a base and a test head, usually called header. The  
20      base provides all the algorithmic functionality, while the head conditions the signals applied to the Device Under Test (DUT). There may be many different heads developed to accommodate DUTs of different type or to meet specific customer demands.

The tester base comprises clock generator 10, test generator 11, fault  
25      logger 12, parametric measuring unit (PMU) 13, relay drive 14 and serial bus Interface 15. The base has also a Small Computer System Interface (SCSI) 18 for interfacing with a controlling computer. According to the present invention, test generator 11 and fault logger 12 operate at a low frequency, therefore, test generator 11 is additionally provided with a multiplexer, while fault logger 12 is  
30      provided with demultiplexer. The test head comprises pin electronics 16 to provide signals to/from DUT 18.

As has been mentioned above, clock generator 10 which is shown in more detail in Fig.1b, generates both a full-frequency and a half-frequency system clock and distributes it to all units of the tester that need it. The half-frequency clock is required because complicated logical functions can not be executed at full-frequency speed (166 MHz). So these functions are usually performed at half-frequency rate, and generated data are then multiplexed in the DUT's proximity as described in detail later.

To generate the required clocks with programmable frequency, Phase Locked Loop (PLL) frequency synthesiser 1 can be used along with the frequency divider 2. The synthesiser can be built of Synergy SY89429A chip (please refer for details to the corresponding datasheet, see [http://www.micrel.com/\\_PDF/Synergy-PDF/sy89429a.pdf](http://www.micrel.com/_PDF/Synergy-PDF/sy89429a.pdf)) available from Micrel Semiconductor, San Jose, CA, USA. Any other suitable clock systems of programmable frequency can be used for this purpose, for example the one described in US 5,065,415 for dividing the frequency of a supplied high frequency signal directly into lower frequency signals.

For tester configuration purposes it is required that the system clock can be made synchronous to local bus clock in halted mode. Clock selector 3 implements this function under control of the SYS\_CLOCK bit of control register designated by position 34 in Fig.2 which shows in greater detail the test generator 11 of Fig.1a. When this control bit is asserted (SYS\_CLOCK is enabled), the clocks are sourced from synthesiser 1. When the bit is deasserted (SYS\_CLOCK is disabled), the half-frequency clock (F/2) is switched to Local Bus clock, thus allowing configuring the tester; the full-frequency clock (F) is disabled.

The operation of the above logical units of the tester as presented in Fig.1a is described in details with reference to accompanying drawings.

A block diagram of the test generator is shown in Fig.2. The test generator generates a test that consists of a sequence of instructions implementing the test algorithm. A conventional test generator comprises instruction sequencer 21 that provides instructions to waveform generator 22, address generator 23, data generator 24, fault register 25, header control register 26, DUT register 27, and also condition decoder 28, loop counter 29 instruction timer 30 and other circuitry as shown in Fig.2.

According to the present invention, waveform generator 22 and data generator 24 are operable at a low frequency and provided with respective

5 multiplexers 31 and 32. The address generator 23 is provided with synchronisation circuit 33 as explained in detail later with reference to Fig. 6. To achieve the highest possible data rate, the waveform generator 22, data generator 24 and address generator 23 are made preferably without speed-limiting feedbacks. The only long-loop feedback is implemented in the Instruction sequencer 21.

10 A simplified timing model of the test generator and fault logger is presented in Fig.3. The structure is shown stretched along the time axis. Symbols like "I" mean registers with or without additional functions. If no name is provided for a register, then it is simply a pipeline stage without extra logic. Wide arrows show the main flow in the pipeline. Double arrows show operations performed at a low frequency. Thin arrows show control signals from one flow to another. This timing model shall be considered only as illustrative, as many details are omitted to prevent it getting too bulky. Multiple cross-coupled pipelines are shown, in which  
15 different actions are taken in appropriate timing positions.

Referring back to Fig.2, instruction sequencer 21 controls behaviour of most of the other units of the test generator to perform test algorithms. An algorithm is presented as a set of instructions executed one at a time. A single instruction generally corresponds to multiple operations performed at the DUT.  
20 Instructions are typically stored in an Instruction RAM as 48-bit words.

A functional diagram of waveform generator 22 is presented in Fig.4. Signal patterns are stored in waveform RAM 43 and are extracted under control of two pointers: waveform counter 41 and waveform select register 42; which operate at a low frequency. The result data are fed to multiplexer 44 which supplies data at full  
25 frequency to the DUT.

Signals generated by the waveform generator 22 are primarily specified to cover requirements of control 16M, 64M and 256M SDRAMs and SGRAMs (Synchronous Graphics RAM) in configurations of up to 16 banks and up to 36 bits width. Another bunch of signals is provided to drive other units in the tester.  
30 Some spare signals are reserved for further extensions. Waveforms are stored in the waveform RAM 43 as 32-bit words, one word per clock period at the DUT.

Data generator 24 is intended to provide data to write it to the DUT in write operations, and to compare with read-back data during verify operations. The data generator has two operating sub-modes: functional and algorithmic. In a functional

sub-mode the data is generated as a purely combinatorial function of current address, regardless of the test algorithm. In the algorithmic sub-mode the data is generated by an algorithm implemented in the test and can be independent of the address. The data generator operates at low frequency.

5 In Fig.5, a functional diagram of the data generator 24 is presented. The data words are stored in data RAM 54 and are extracted under control of two pointers: the data counter 52 and the data select register 53. The data select register 53 is controlled by the instruction sequencer 21 from Fig.2 and selects 1 of 256 pages of data. Data counter 52 is controlled by the waveform generator 22, 10 when in algorithmic sub-mode, or by the functional pattern generator (FPG) 51, when in functional sub-mode.

The test data generated in the way described above is then subjected to topology mapping. This allows the data lines to be inverted based on a function of the row and column addresses. The implementation in hardware is a two-stage 15 process. The first stage is to generate 8 intermediate terms, 4 of these are arbitrary functions of row address only and 4 are arbitrary functions of column address only. The second stage is to generate an invert control 55 that is an arbitrary function of the 8 intermediate terms and contents of the Burst Counter.

The data is processed at a low frequency and is fed to a multiplexer 56 that 20 provides data to the DUT at full frequency.

A functional diagram of the address generator 23 is presented in Fig.6. As shown in the figure, the address generator supplies address information of different kinds to different destinations.

The address generator comprises Row and Column counters 61, which 25 operate at a low frequency and which primary function is generating test addresses according to a test algorithm to apply to the DUT. A test address is initially generated by two 16-bit counters, one for Row and one for Column address.

The address counters 61 are supposed to directly generate physical 30 addresses to be applied to the DUT, such as DRAM matrix within a SDRAM chip. The subsequent look-up tables (LUT) 63 convert physical addresses to logical addresses, which are applied to the chip. Within the chip the logical address is back converted to physical address before applying to the DRAM matrix. Thus,



look-up tables perform logical function complementary to that of the on-chip scrambling logic.

Besides logical address, each address LUT has two extra output fields. One 4-bit field provides condition flags for conditional operations of the instruction sequencer 21 from Fig.2. Another 4-bit field provides control codes for data auto-polarity circuitry in the data generator 24.

According to the present invention, it is not required to generate different addresses for different banks at the same time, so that there is no need to generate new Row or Column Address at every clock cycle. This means that the requirements for the address counters rate can be reduced and there is no need to update them at full frequency; running at half frequency would suffice. For this reason only EVEN words of the Waveform are sampled for NEW\_COL\_ADDR\_B and NEW\_COL\_ADDR\_S bits.

It shall be noted that, according to the invention, a synchronisation means are provided which is implemented in the present example scheme as a burst counter 69 which runs at full frequency to allow read/write operations at full data rate. Thus, BURST\_RESET and BURST\_ENABLE bits are valid in both even and odd Waveform words.

Even though the Row and Column counters 61 update only on even clock periods, the addresses can still be applied via multiplexers 66 and 67 to the DUT on any clock period.

In Fig.7a a diagram is shown illustrating a test system according to the invention.

A test generator 71 according to the present example is implemented as an algorithmic pattern generator combining logic units discussed in detail above. The test generator has a plurality of test data generating sections (In Fig. 7a, only two data generating sections 72 and 73 are shown to simplify the explanations). Each of said data generating sections generates data at half frequency  $F/2$ , for example, data generator 72 generates even data words, and data generator 73 generates odd data words as shown in timing diagram in Fig.7b. Both data flows are fed to multiplexer 75 at half frequency, while multiplexer 75 operating at full clock selects data from data generating section 72 at even clock cycles and data from the data generating section 73 at odd clock cycles, thereby providing DUT with a flow of data at full frequency.

Data from the DUT is supplied in a similar manner in two flows to fault logic devices 77 and 79 via registers 76 and 78 that form a demultiplexer in such a manner that register 76 latches data at even clock cycles and register 78 latches data at odd clock cycles as well illustrated in timing diagram on Fig.7b.

5 A detailed example embodiment of the test system according to the invention is shown in Fig. 8.

A test generator 81 having a plurality of test data generating sections (not shown) supplies test data via multiplexer 82 to DUT 80. The resulted data from the DUT is provided via demultiplexer 83 to fault memory 84. As shown in the  
10 figure, data processing stages including test data generation in test generator 81 and fault analysis in fault memory 84, is performed at a low frequency, while both multiplexer 82 and demultiplexer 83, as well as DUT 80, operate at full frequency that enhances greatly the speed of processing.

Fault memory 84 detects faults as mismatch of the test data provided by  
15 the test generator, and the data read back from the DUT. According to the present invention, fault data is read from the device under test at full speed, while the data flow is divided into two flows, one being via fault logic device 17 and another via fault logic device 19. Alternatively, the number of banks may be four and more.

In Fig.9, an input stage circuit for receiving signals from the DUT is shown  
20 in more detail. The data is coming from the DUT at full frequency and processed in the input stage circuit at half frequency. The input stage performs the following functions:

- receiving input data on both edges of RTN\_HALF\_CLK clock;
- providing +0 or +1 of additional latency measured at full speed and  
25 controlled by Length\_Sel0 signal provided by test generator 11;
- resynchronising received data to the rising edge of system clock signal.

In Fig.9, registers 91 and 95 are latching data from the DUT as described with reference to Fig. 7a. Data are received on both edges of RTN\_HALF\_CLK  
30 clock signal and processed in two halves with twice lower frequency.

Multiplexers 92 and 96, under the control of length selection signal coming from the APG, and in combination with register 94, regulate the pipeline length to provide even data coming from the DUT are read at even cycles and odd data

coming from the DUT are read at odd cycles. Register 94 delays even data for one clock period.

A resynchronisation circuit 98, 99 provides phase shift of a system clock to synchronise input data coming at half clock to the system clock.

6        Resynchronisation logic is required to support stable operation with all possible round trip delay that is a difference between the way from the test generator 11 from Fig.1 to fault counters directly and the way through the DUT. This delay depends on many different factors, such as type of header, frequency, vernier's settings, temperature and so on.

10       A series of parallel registers 93(1), 93(2), 93(3) and 97(1), 97(2), 97(3) provide the data are received outside the metastability region of flip-flop operation. Value of phase bit should be calculated to provide most stable transfer from one register to another.

15       Also compensation of proper number of pipeline stages can be provided by adjustment of pipeline length in the test generator.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.